• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 82 subscribers
  • Views 569 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS320F28035: Question about CPU and CLA try to access 'cla_to_cpu message RAM' at the same time issue

James Will
Prodigy 60 points
Part Number: TMS320F28035


Hi,

I was wondering what happens if CPU and CLA are trying to access 'CLA to CPU Message RAM' at the same time. From the CLA data sheet, it says 'CLA write' has higher priority than 'CPU reads'.

Questions:

1. Does it mean 'CPU reads' request is ignored or 'CPU reads' will still happen but only after 'CLA write'?
2. If 'CPU_reads' occured slightly earlier than 'CLA write', how would 'CPU reads' be interrupted by 'CLA write'?

Thanks.

  • 0
    TI__Guru** 115881 points
    James,

    CPU reads are not ignored but stalled and access is given after CLA access is done. Please note that these access are single cycle access so if access are not in same cycle then access is granted in the same sequence.

    Regards,

    Vivek Singh