Because of the holidays, TI E2E™ design support forum responses will be delayed from Dec. 25 through Jan. 2. Thank you for your patience.

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

[FAQ] PROCESSOR-SDK-TDAX: How to change input display pipeline in the DSS M2M WB node?

Part Number: PROCESSOR-SDK-TDAX

The patches shared on below link adds support for DSS memory to memory path in the vision apps and TIOVX. These patches are also integrated SDK8.6.

By default, this patch uses VIDL2 pipeline as input pipeline and WB pipeline for output pipeline. Sometimes it is required to change the input pipeline to get additional features from Video pipelines in DSS memory to memory path. One such feature example is more granular scaling support. This article provides the changes to enable another display pipline in DSS memory to memory node. 

[FAQ] TDA4VM: How to use DSS M2M for format conversion? - Processors forum - Processors - TI E2E support forums