Part Number: AM625 Hi team
Regarding to power consumption of AM62, do you have the detailed maximum current? Because the AM62 datasheet doesn’t mention that and the AM62 PET is not that intuitive. We just want to estimate the max current that we can calculate…
Hello Tuan,
Thanks for your feedback. I have filed a ticket to update the documentation to something like the below:
* AM62x: * reword the "ATTENTION" banner to something like this: A GPIO module can only be used by a single core at a time. For…
Part Number: AM625 Hi:
I use the AM625-SK to validate the WKUP_UART0. our customer would like to use the WKUP_UART0 to access other devices, and A53 core will use WKUP_UART0 to do it.
I enable WKUP_UART0 on A53 dts file.
---------------------------------…
Part Number: AM625 Hi,
i found 2 pins about EMU0/EMU1 in boundary scan function,
my question is that do we need the both pin(EMU0/EMU1) in boundary scan function?
how can we define the both pins?
and could you please find all the pin config for both pins…
Part Number: AM625 Hi TI guys:
this is Kevin from Honeywell Tianjin china.
I have one question about JTAG function: i have found that the "TRSTN" Port is pulled down in your EVM.
Could you please explain how this pin effect the MCU?
in my understanding…
Part Number: AM625 The text below is from SPRUIV7 – MAY 2022. Please provide the missing table of ring Accelerator mapping indicated below, or confirm that the mapping ranges do not apply to the AM625
------
11.2.1.3.1.1 DMSS Interrupt Descript…
Part Number: AM625 Hello TI support,
I saw the two address for xSPI boot mode in TRM of AM625. I mean that, the tiboot3.bin can put at 0x000000 and 0x400000. Is it right?
The 0x400000 is back read address which can use for tiboot3.bin recovery, I wonder…
Part Number: AM625 Hello TI support,
At the moment, am625x-sk guideline didn't guide for booting OSPI device.
How can I do it.
My board using S28HS02GT device, I flash tiboot3.bin into the flash device but couldn't boot from NOR.
Can you help…
Hi Bin,
Bin Liu said: The AM62x R5 core runs the SYSFW Resource Management and Power Management services to other cores such as A53.
It seems R5 core works mostly in the device initialization phase and does not work a lot in normal usage. Is this correct…