Because of the Thanksgiving holiday in the U.S., TI E2E™ design support forum responses may be delayed from November 25 through December 2. Thank you for your patience.
Part Number: DAC5686 We use the recommended circuit given in the datasheet of DAC5686 - and EVM - for differential current output to single ended conversion with T1-6T-KK81 1:1 transformer; however, the output voltage is around 60mV p-p instead of 0.5V…
Hi,
You may re-download the files from this link: https://tidrive.ext.ti.com/userportal/?v=4.4.0#/shared/public/r-VZ6YTlWci95Vno/fc8bca41-d517-436c-98e5-bd58bbd39553
Please do not wait as long to do so.
Regards, Chase
Part Number: DAC5688 Other Parts Discussed in Thread: DAC5687 , DAC5686 Hi
Im using the DAC5688 in PLL clock mode with CLK1 = 250 MHz and CLK2 = 250 MHz and the Frequency desired on PLL is 500 MHz (intp x2). For that M = 4 and N = 2. Sometimes i see a…
Other Parts Discussed in Thread: DAC5686 Dear TI team,
We are using DAC5686 in one of our design,
We have an input clock frequency of 80 MHz and the data is not interleaved. A 160 MSPS DAC update rate is desired.
For this mode, we can use DIV = 2x assuming…
Other Parts Discussed in Thread: DAC5686 I am using the device DAC5686. In the datasheet of the product, in electrical characteristics (digital specifications) section, on page 10, it is said that high level input voltage is 2V for IOVDD=3.3V. However…
Other Parts Discussed in Thread: DAC5686 Hi,
I hooked up the board according to the user guide (page 11).
I feed a 25 Mhz clock to CLK2. The clock is generated from the PLL of a Stratix FPGA board.
The output from J5 is connected to a 200 MHz scope with…
Katsuhiro,
1. There is no reference design for this.
2. It could be possible. You would have to verify if the pins on J1 can be used for LVDS on the TSW1400EVM. TI has never tried this.
3. Possible dual CMOS DAC's you could use are the DAC2904, DAC5686…
Part Number: DAC5689 Other Parts Discussed in Thread: DAC5686 , DAC5652 Hi Guys
we have a new requirement about high speed DAC:
single CH or Dual CH output. output frequency 200MHz. Base on my FPGA system, we need parallel CMOS interface. No LVDS and JESD204B…
