TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel


Search tips
Showing 677 results View by: Thread Post Sort by
  • RE: 66AK2L06: JESD DATA CONTROL FLOW

    Radio-Joe
    Radio-Joe
    Hello Bryan, The standard RFSDK solution is to use Linux, and the RFSDK, which requires DDR3. There are two third party customization companies for the RFSDK, Azcom in Italy, and Commagility in England. There are two sections in your email about control…
    • over 9 years ago
    • Processors
    • Processors forum
  • RE: DAC38J84EVM: sys_clk, sysref and sync_n not working

    Matthew Kramer
    Matthew Kramer
    Hey Marvin, See attached. Note this is designed to be used with the new unreleased JESD Controller software that pairs with the TSW14J58 capture card. When the top level script mentions the clocks being setup you should go to your FPGA ILA and try…
    • 1 month ago
    • Data converters
    • Data converters forum
  • Answered
  • DAC38J84EVM: No data output from DAC38J84EVM with x4 interpolation mode

    Kenji Kikuchi
    Kenji Kikuchi
    Resolved
    Part Number: DAC38J84EVM Other Parts Discussed in Thread: LMK04828 I would like to output waveform with FCLK=2.5 GHz and x4 interpolation from IOUTAP of DAC38J84EVM. However, with the following setting, I did not see any output from IOUTAP. Only one LMF…
    • Resolved
    • 5 days ago
    • Data converters
    • Data converters forum
  • DAC38J84EVM: TSW14J10+ZCU106, with JESD204 TI Reference Design doesn't work

    Seung Oh YI
    Seung Oh YI
    TI Thinks Resolved
    Part Number: DAC38J84EVM Other Parts Discussed in Thread: DAC38J84 , ADS54J69EVM Dear TI Supporters, I am testing with DAC38J84EVM + TSW14J10 + ZCU106(Xilinx Ev board with ZCU7EV). I have modified "TI_HSDC_Pro_Reference_design_V2.8" as attached…
    • over 6 years ago
    • Data converters
    • Data converters forum
  • RE: ADC32RF55: ADC32RF55 Register Write/Read Problems

    Seongtaek Cho
    Seongtaek Cho
    Hello Ameet Bagwe, The changes made when setting from 500M to 1G are as follows. And the transceiver settings in 1G are as shown below. First, I set the 984 registers below extracted from the GUI, including the delay time. SIM_DUAL_ADC.write…
    • 9 months ago
    • Data converters
    • Data converters forum
  • AFE7903: AFE7903: JESD204B subclass 1 - internal LMFC offset from SYSREF differs by 0-7 frame-clock cycles across bring-ups

    Xu Li
    Xu Li
    Part Number: AFE7903 Other Parts Discussed in Thread: LMX2820 , , LMK5B33216 Part/configuration AFE7903 (chip version 0x12), external 6 GHz device clock (source from LMX2820, on-chip PLL bypassed). TI LATTE originally generated the configuration…
    • 25 days ago
    • RF & microwave
    • RF & microwave forum
  • DAC39RF10EVM: EVM Connection Issue

    Owen Yan
    Owen Yan
    Part Number: DAC39RF10EVM Other Parts Discussed in Thread: DAC39RF10 Hi team, When performing playback tests using the DAC39RF10 evaluation board paired with the TSW14J59, we control the setup via the accompanying GUI. The JESD link keeps failing. Please…
    • 1 month ago
    • Data converters
    • Data converters forum
  • RE: ADC32RF55: Interfacing ADC32RF55EVM with Zynq UltraScale+ MPSoC (XCZU7EV) Using TI JESD204C IP in Vivado 2025.2

    Sudarshan  M
    Sudarshan M
    Dear Samba Sir, Thank you for the answers, this really helped clarify things. I also checked separately and confirmed that I do need the Xilinx UltraScale+ Transceiver Wizard along with the TI IP to instantiate the transceivers (GTY). I want to mention…
    • 2 months ago
    • Data converters
    • Data converters forum
  • RE: DAC39RF12EVM: Setup for DAC39RF12EVM

    Matthew Kramer
    Matthew Kramer
    Hey Venu, Did you set the DAC source correctly? Both on the "analog output" tab as well as the "nco configuration tab" there is the DAC source mux control. Make sure the stream is arriving to the DAC you are hooking up to view. In addition, does the…
    • over 1 year ago
    • Data converters
    • Data converters forum
  • DAC39RF12EVM: Unable to keep JESD link up between an Avnet-Tria UltraZed-7EV and DAC39RF12-EVM

    Juan Escobedo
    Juan Escobedo
    Part Number: DAC39RF12EVM Other Parts Discussed in Thread: DAC38J84 , DAC39RF12 Hello, We have a development platform consisting of an Avnet-Tria UltraZed-7EV and DAC39RF12-EVM boards. TL;DR I am able to get the link to started: I see the DAC de-assert…
    • 7 months ago
    • Data converters
    • Data converters forum
>

Didn't find what you are looking for? Post a new question.

  • Ask a new question