I have a dilemma about this 12-BIT ASYNCHRONOUS BINARY COUNTER. In the datasheet is written : " A high level at the clear (CLR) input asynchronously clears the counter and resets all outputs low". Does it mean that as long as the CLR is on HIGH level…