The TI E2E™ design support forums will undergo maintenance from July 11 to July 13. If you need design support during this time, open a new support request with our customer support center.
Part Number: SN65DSI83-Q1 Tool/software: I have AW200Z ( The AW200Z series is Quectel’s new generation of multi-mode LTE Cat 4 smart module, Based on Qualcomm 64-bit quad-core Cortex-A53 processors with built-in Adreno TM 702 GPU ). I would like to configure…
Part Number: SN65DSI83 Tool/software: Hello TI,
We are using SN65DSI83 dsi-lvds bridge for LVDS display panel, where test pattern works well and for actual android display we are just able to see white bright screen as shown in the pictures.
We see…
Part Number: SN65DSI83-Q1 Tool/software: Dear Expert, We are using the SN65DSI83-Q1 bridge IC to convert DSI data to LVDS for our display and are intermittently facing display blanking issues . To recover and bring back the display to a working state, we…
Part Number: SN65DSI83 Tool/software: Hello,
My customer is looking for a MIPI parallel CSI to serial CSI conversion solution.
Please recommend TI products.
Thank you.
JH
Part Number: SN65DSI83 Other Parts Discussed in Thread: SN65DSI84 Tool/software: Hi TI,
We are using a "RVT101HVDNWC00-B" which used " SN65DSI83" bridge, attached the block diagram and the data sheet for reference.
Below is the timing…
Part Number: SN65DSI83 Tool/software: hello expert:
there is a black status happen at my display ;i test the 83 LVDS output clk lane and Y2_data lane both output pclk frequency signal ,there is no frequency signal at other data lane ; what will potential…
Hi Mandan, Does the REFCLK frequency match the LVDS frequency with multiplier? There could be an issue if the line time is mismatched between DSI settings and LVDS. https://e2e.ti.com/support/interface-group/interface/f/interface-forum/1454763/sn65dsi83…
Hi Yoshifumi-san,
The minimum requirement for the register is 0x20 (32 pixel clocks delay).
I would advise the following criteria to use as a rough guideline to find appropriate delay values:
If VSYNC/HSYNC toggling too early or not toggling -> increase…