Search tips
Showing 29 results View by: Thread Post Sort by
    Answered

  • TDA4VL-Q1: Matrix GUI

    Resolved
    Part Number: TDA4VL-Q1 Hi Experts, I am using version 8.5 SDK of J721S2. I got the errors when I run the command `make install` after `make all` finishing in below: I check the makefile it look like do nothing and can't find the related files in the…
    • Resolved
    • Answered

  • TDA4VL-Q1: Questions about 'register overlay'

    Resolved
    Part Number: TDA4VL-Q1 Hi there, When I read the j721s2 register documentation, I find that different registers occupy the same address. For example, SEC_MMR_CLSTR0_CORE0_DBG_CFG and SEC_MMR_PID have the same address 0x45944000h. What is the meaning of…
    • Resolved
    • Answered

  • RE: TDA4VL-Q1: TDA4VL AM62xx - OSPI driver for NAND flash (Winbond)

    Resolved
    Hi Wolfgang, Wolfgang Hoeld said: Is it valid that only the Main domain has access to the OSPI module? Yes you are right. Wolfgang Hoeld said: Or alternatively how should the RAT be configured for the MCU side to access the OSPI module? Since only main…

  • TDA4VL-Q1: ipc packet loss

    Part Number: TDA4VL-Q1 hi ,ti c7 core, mcu2_1 core and mcu2_0 core are simultaneously sent to A7 core by ipc at a frequency of 5ms. It was sent 100,000 times. There are packet loss in mcu2_1 core and mcu2_0 core. Probably a couple dozen bags are missi…

  • TDA4VL-Q1: DFU feature

    Part Number: TDA4VL-Q1 Other Parts Discussed in Thread: TDA4VM Hi team, Here's an issue from the customer may need your help: S/W version: J721S2 SDK8.0.4 From the documentation, this platform does not have sysfw.itb, as shown in the following figure…

  • TDA4VL-Q1: BUS ERROR

    TI Thinks Resolved
    Part Number: TDA4VL-Q1 Other Parts Discussed in Thread: TDA4VL For the address of mmap mapping in A72 core, bus error will appear when using memset。 How to deal with it?

  • TDA4VL-Q1: Possible memory conflicts between linux dts and rtos mem maps?

    Part Number: TDA4VL-Q1 HI there, In J721 processor sdk 08_06_00_11 rtos vision_apps, the mem map for C7x_1 as L3 MEM is defined and used as: /* MSMC for C7x_1 [ size 3.78 MB ] */ #define MSMC_C7x_1_ADDR (0x70020000u) #define MSMC_C7x_1_SIZE (0x003C8000u…

  • TDA4VL-Q1: how to control pmic-b SW_B2A output?

    Part Number: TDA4VL-Q1 Other Parts Discussed in Thread: TDA4VL hi ti We use TDA4VL sdk J721-s2 8.04. We use pmic-b sw_b2a( VDD_FPD_1V1,as the figure ) to power serial UB960, how to control the pmic output 1.1v in mcu2_0 side? Thanlks.

  • TDA4VL-Q1: test core c7x load is not inaccuracy with ti-thermal-test-suite

    Part Number: TDA4VL-Q1 hello i was doing a load testing on C7x core。but i found the load showed with app_load_test in rtos sdk is not inaccuracy。 I config load 50% in thermal_suite.cfg，but show 85%。 when config load 60%, show 50%。 my sdk version is 805…

  • TDA4VL-Q1: J721S2 to support USB fastboot in uboot

    TI Thinks Resolved
    Part Number: TDA4VL-Q1 Dear TI. Our platform is j721s2, SDK 8.0.4. And confirmed from TI that fastboot is not supported in uboot in the sdk. How could we use fastboot in uboot? Please help to supply a patch for that, Thanks a lot. Regards

Didn't find what you are looking for? Post a new question.