Yes, it is a significant latency for just a single read. There's a fairly long chain from the CPU issuing a read instruction until the data actually gets read. Within the cpu "megamodule" there is the CPU which issues the read to the L1D cache controller…