Search tips
Showing 912 results View by: Thread Post Sort by
    Answered

  • TMS320C6657: TMS320C6657

    Resolved
    Part Number: TMS320C6657 Hi TI, I am using TMS320C6657 and I'd like to enable communication between 2 processors using message Q of IPC. it is referred in 'User guide, SYS/BIOS Inter-Processor Communication(IPC) 1.25' that "message" example can be…
    • Resolved
    • Answered

  • TMS320C6657: [TMS320C6657] ListMP Usage "Region has no heap "

    Resolved
    Part Number: TMS320C6657 Hi TI, my plan for a Inter-core communication project has been changed so that I have to use ListMP and SharedRegion Modules to enable Inter-core communication. when i try creating ListMP module I got a below message on console…
    • Resolved

  • TMS320C6657: TMS320C6657

    TI Thinks Resolved
    Part Number: TMS320C6657 Other Parts Discussed in Thread: CCSTUDIO Hi, TI I have just started learning TMS320C6657 and I am striving to figure out how to get familiar with and fluent in handling this DSP. and I am also planning to buy a test module …
    • Answered

  • TMS320C6657: TMS320C6657

    Resolved
    Part Number: TMS320C6657 Other Parts Discussed in Thread: CCSTUDIO Dear TI, I am too new to handle TMS320C6657 so I' d like to be fluent in dealing with it, as a beginner, Is there any workshop or materials provided for beginners other than datasheet…
    • Resolved
    • Answered

  • TMS320C6657: Interface ADC3563 to TMS320C6657

    Resolved
    Part Number: TMS320C6657 Other Parts Discussed in Thread: ADC3563 , Hi Team, Our customer would like to use the ADC3563 with TMS320C6657 but the ADC data output uses LVDS interface. I understand that our ADC with LVDS output are connected to high speed data…
    • Resolved
    • Answered

  • TMS320C6657: [TMS320C6657] how to configure cfg file to enable inter-core communication between 2 cores using shared region and message Q

    Resolved
    Part Number: TMS320C6657 Hi. as the title said, I'd like to know how to configure both cfg file to make share region and message Q available. and my plan is to get two cores share data vwith message Q via shared memory. Could you give me any example…
    • Resolved

  • TMS320C6657: Can we use a DDR3L SDRAM(1.35V level) for TMS320C6657?

    TI Thinks Resolved
    Part Number: TMS320C6657 The TMS320C6657 processor has a DDR3 interface (1.5V level ), does it support DDR3L SDRAM(1.35V level)?

  • TMS320C6657: Trigger Type of GPIO interrupt

    Part Number: TMS320C6657 Hi, I have a question about C6657 GPIO interrupt. I understood that GPIO interrupt will be triggered by edge trigger. But our customer want to trigger GPIO interrupt by level trigger. Are there any way to change the trigger type…

  • TMS320C6657: Multiple GPIO Interrupts not allowed

    Part Number: TMS320C6657 I am integrating a new system which will have a custom board but in the meantime I am using the eInfoChips C6657 EVM. I have two interrupt sources connected to GPIO15 and GPIO14 via the Debug Header pins 78 and 80. Individually…

  • TMS320C6657: Extra Clock after SPI Transfer

    Part Number: TMS320C6657 I've begun integrating an eInfoChips C6657 EVM with an FPGA EVM connected via SPI. I now can communicate as desired but I needed to change some code in SPI_v0.c which for source code control is not desired. We are transferring…

Didn't find what you are looking for? Post a new question.