I have a Beaglebone (Rev A3) connected to Code Composer 5.2 using the onboard USB/XDS100v2 JTAG emulator. I've run and modified several of the StarterWare examples such as gpioLEDblink and UARTecho. I'm now trying to enable the GPMC interface to the P8 expansion header for interfacing to an FPGA. I'm able to successfully configure most of the internal AM3359 registers (GPMC_CONFIGx, etc.) but an unable to change the values of the pin muxing registers for the GPMC interface (CONF_GPMC_AD0, etc.).
The code I'm using is copied from the NANDPinMuxSetup function from the NAND libraries as follows:
This should be setting the CONF_GPMC_AD0 register (0x44E10800) to a 0x00000030 (Mode 0). However when I look at the value at that location via the memory viewer in the CCS debugger, I see the value is: 0x00000027 (Mode 7). I thought perhaps the debugger is causing a reset of the board when the code halts which would change the value to a initial condition, so I added a read of the CONF_GPMC_AD0 register immediately before and after the above write and the value doesn't change from the 0x27 (Mode 7) value.
Is there a way these register can be "locked" from modification? Is there anything else I should be checking? Thank you.