ethercat using LRW communication

Echo Li

Other Parts Discussed in Thread: AM3357, SYSBIOS

Dear,

now i have a question about the Ethercat communication. i use am3357, and implement the Ethercat communication. but now i have a controller, it exchange the process data by LRW command. the problem is that the controller can not receive the feedback data .

i saw "AM335X SYSBIOS industrial sdk release note"file , it describe a issue "Ethercat : LRW access to non-interleaved input and output process data of multiple slaves does not work , some accesses slaves in LRW mode this way". can you tell me if this case cause the problem ? can how to solve the problem?

thank you very much.

over 10 years ago

0 Biser Gatchev-XID over 10 years ago

TI__Guru**** 393215 points

Hi,

I will forward this to the Industrial SDK team.

0 Echo Li over 10 years ago in reply to Biser Gatchev-XID

Prodigy 180 points

thank you very much.

0 Zuha Begum over 10 years ago in reply to Echo Li

Prodigy 50 points

Please provide wireshark logs and SDK version.

0 Echo Li over 10 years ago in reply to Zuha Begum

Prodigy 180 points

i use 'am335x_sysbios_ind_sdk_1.1.0.3'.

the wireshark file is so big , i just upload some screenshot picture . as i you see , there is no response data.

0 Echo Li over 10 years ago in reply to Echo Li

Prodigy 180 points

Dear,

do you have any suggestion for me?

0 PratheeshGangadhar over 10 years ago in reply to Echo Li

TI__Mastermind 47571 points

Hi,

This is a known issue highlighted as you pointed out above. Work around is to forceLRD/LWR mode by blocking LRW mode (SOEM has an option like this context->grouplist[group].blockLRW ) which you might be able to use...Please look in to more on forcing LRD/LWR scheme at master side or even better on using LRW command with common logical start address for SM2 and SM3

SDOCM00105048

EtherCAT: LRW access to non-interleaved input and output process data of multiple slaves does not work. SOEM accesses slaves in LRW mode this way

Use LRD/LWR for process data access or use more optimal interleaved access for process data access from Master (TwinCAT way)

There is no plan to fix this as faster and optimized methods are already supported by slave...

0 Daisuke Maeda over 8 years ago in reply to PratheeshGangadhar

Guru 20205 points

Hi Pratheesh-san,

Is there no plan to fix this yet?

Best regards,

Daisuke

0 Daisuke Maeda over 8 years ago in reply to PratheeshGangadhar

Guru 20205 points

Hi Pratheesh-san,

SDOCM00105048 Root cause: "Increased code memory requirements in firmware to implement this support".

Does this mean that internal memory size of PRU is insufficient to implement this support?

Best regards,

Daisuke

0 Daisuke Maeda over 8 years ago in reply to PratheeshGangadhar

Guru 20205 points

Hi Pratheesh-san,

My new thread is right here: e2e.ti.com/.../546383

Best regards,

Daisuke

Processors

Processors forum

ethercat using LRW communication