This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Display Overlay for 24bit display

Hello

This post is very similar to earlier unanswered post (http://e2e.ti.com/support/arm/sitara_arm/f/791/t/365682

I attempted to modify the device tree using the BB-VIEW-LCD7-01-00A0.dts overlay which was written by Texas Instruments as a starting point  there is a few items I'm missing from the lcdc at the main SDK lcdc page, that I require some more insight too. These are around the panel-info as shown below:

panel-info {
	ac-bias           = <255>;
	ac-bias-intrpt    = <0>;
	dma-burst-sz      = <16>;
	bpp               = <32>;
	fdd               = <0x80>;
	tft-alt-mode      = <0>;
	stn-565-mode      = <0>;
	mono-8bit-mode    = <0>;
	sync-edge         = <0>;
	sync-ctrl         = <1>;
	raster-order      = <0>;
	fifo-th           = <0>;
};

Is there a explanation on what the various items are like 'bpp' and 'fdd'  for example?

My second question is around the frequency clock operation, while the default displays seems to use h and v sync the display I'm using only requires the a 24bit RGB888 format ,120Hz refresh, if that's the case to achieve a working display would clock frequency just need to be set at 56MHz to get the 120Hz refresh or am I missing some information.

The following example code for this is below:

display-timings {
	native-mode = <&timing0>;
	/* Settings for H294HM Display: */
	timing0: 800x480 {
	clock-frequency = <56000000>;
	hactive = <800>; 		/*Horizontal valid data width */ /*Not required for H294HM Display */ 
	vactive = <480>;		/*Vertical valid data width */	 /*Not required for H294HM Display */ 
	hfront-porch = <40>; 	        /*HSYNC Front Porch */			 /*Not required for H294HM Display */ 
	hback-porch = <40>;		/*HSYNC Back Porch */			 /*Not required for H294HM Display */ 
	hsync-len = <48>;		/*HSYNC Pulse Width */			 /*Not required for H294HM Display */ 
	vback-porch = <30>;		/*VSYNC Back Porch */			 /*Not required for H294HM Display */ 
	vfront-porch = <13>;	        /*HSYNC Front Porch */			 /*Not required for H294HM Display */ 
	vsync-len = <3>;		/*VSYNC Pulse Width */			 /*Not required for H294HM Display */ 
	hsync-active = <0>;		
	vsync-active  = <0>;
					};

To help with any question I have included the timings table of my display below:

 

  • Hi,

    I will ask the software team to comment.
  • Timings:
    FR Frame rate 120 Hz
    tL Line time 9.5 us
    HACT Horizontal video active 800 Pixel
    HTOTAL Horizontal total 860 880 1000 Pixel
    VACT Vertical video active 480 480 480 Line
    VTOTAL Vertical line total 510 528 600 Line
    Tcyc Pixel clock period 18 ns
    Tsetup Data to clock setup time 0.15 Tcyc
    Thold Data to clock hold time 0.15 Tcyc
    CKFREQ Pixel clock frequence 55.76 Mbps
  • Hi,

    Ben Williams said:
    Is there a explanation on what the various items are like 'bpp' and 'fdd'  for example?

    Yes, have a look at the kernel documentation: Documentation/devicetree/bindings/drm/tilcdc/panel.txt : 

    - panel-info: configuration info to configure LCDC correctly for the panel
      - ac-bias: AC Bias Pin Frequency
      - ac-bias-intrpt: AC Bias Pin Transitions per Interrupt
      - dma-burst-sz: DMA burst size
      - bpp: Bits per pixel
      - fdd: FIFO DMA Request Delay
      - sync-edge: Horizontal and Vertical Sync Edge: 0=rising 1=falling
      - sync-ctrl: Horizontal and Vertical Sync: Control: 0=ignore
      - raster-order: Raster Data Order Select: 1=Most-to-least 0=Least-to-most
      - fifo-th: DMA FIFO threshold

    Ben Williams said:
    if that's the case to achieve a working display would clock frequency just need to be set at 56MHz to get the 120Hz refresh or am I missing some information.

    Yes, I think this should be enough. 

    Best Regards, 
    Yordan

  • Thank you for the reply :) but just a quick additional question but on my display I can pick between Pixel data bus sequence of either:
    1) D[11:0]={(R[7:0], G[7:4]}, and then {G[3:0], B[7:0]} per clock.
    2) D[11:0]={G[3:0], B[7:0]}, and then {(R[7:0], G[7:4]} per clock.

    Would the choice of which one to go for be under 'raster-order'?

    Thank you for your time.
  • Hello,

    I use the same display H294HM on TI ARM9 processor with Android installed.

    I have a problem with this display because I don't see anything. The timing configuration proposed in this topic is correct and works correctly? 

    Any suggestion about other Linux/Android configuration to configure correctly the display?

    Thank you.

  • Have you had any luck with getting it to work Giodano, Its certainly slow progress on the Linux side of the OS.