PCM1789: Timing to de-assert RST pin during power-on

Sadanori Kato

Part Number: PCM1789

Hi,

The timing to de-assert RST pin during power-on isn't specified in Figure 20.
Is my understanding correct that RST pin can be de-asserted to high at any time during power-on?
I understand that the internal reset is released after 3846 SCKI clock cycles from power-on if RST pin is held high and SCKI is provided.

Best regards,
Kato

over 3 years ago

+1 Paul_Frost over 3 years ago

TI__Guru 53283 points

Hi Kato-san,

There is no specific requirement for when RST must be brought high. I recommend that RST is held low until the supply is established, then it can go high again. The device would exit internal reset 3846 SCK periods after the rising RST edge.

Thanks,

Paul

0 Sadanori Kato over 3 years ago in reply to Paul_Frost

Guru 36510 points

Hi Paul-san,

Thank you for your response.

I understand.

Best regards,
Kato

Audio

Audio forum

PCM1789: Timing to de-assert RST pin during power-on