• Locked Locked
  • Replies 2 replies
  • Subscribers 30 subscribers
  • Views 237 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TAS2505-Q1: PLL configuration queries

Prasanth Gunaseelan
Prodigy 20 points
Part Number: TAS2505-Q1
Other Parts Discussed in Thread: TAS2505

We have tried recording for different sample rates(8/16/32/48khz) playback.We have observed that for 8/16/32 Khz PLL configuration is required,whereas for 44.1/48khz MCLK is required.

In driver code,this change in clock source is not being done as per sampling rate.So,can you please let us know the changes to be done in driver code for this change?

  • Prodigy 20 points

    Hi Ti Team,,

    Can you provide me some pointers on the query?

  • in reply to Prasanth Gunaseelan
    TI__Guru** 110725 points

    Hi Prasanth,

    Can you please share specifics of the commands or driver section? TI didn't developed the driver for TAS2505 so we're just providing it as reference.
    Perhaps you just need to add some commands on your initialization script?

    What are MCLK, BCLK and WCLK frequencies? When you say PLL configuration is required, it means you're still using MCLK but enabling PLL for lower sampling rate?
    32kHz is not a multiple of either 44.1k or 48k, so PLL is needed for this one, but 8k and 16k should be multiple of 48k.

    Best regards,
    -Ivan Salazar
    Applications Engineer