This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

PCM5121: No output

Part Number: PCM5121

It is not output from PCM5121.

I'm trying to output from the OUTL pin with a single end, but the voltage is still 0V.

Please tell me the possible causes and what to check.

I have confirmed the following.

-3.3V is supplied to CPVDD, A VDD, DVDD and 1.8V is supplied to LVOO.

-3.3V is supplied to XSMT

-I2C with the master, and the master recognizes PCM5121.

  • Postscript
    The voltage of VNEG is about 0.5V during I2S communication. 
    Is this abnormal?
    If it is abnormal, please tell me the possible causes.
    When the power is turned on, the voltage of VNEG is 0V.
  • Hello Taiki,

    Please check the mode that you are trying to put the device in , and  for a given mode, please make sure your connections are consistent with diagrams and table shown in page 5 and 6 of datasheet.  if  VNEG is not working , something fundamentally is not right and my first guess is the device is not even set correctly.

    Please check as suggested and let me know if you have any questions.

    Regards,

    Arash

  • Thank you for reply.

    The mode used is I2C.

    I checked the connection with the table on pages 5 and 6 of the datasheet and I think they match.

    I compared it with the figure on page 58, but it is the same.

    Is there any reason why VNEG does not work other than the wrong connection?

    Also, is VNEG set to -3.3V only during I2S communication? Or will it be -3.3V from startup?

  • I use PCM5121 as a slave with 4 wire I2S.

    Each signal is output from the master CPU, and the frequency is as follows.

    Since BCK and LRCK are measured from the actual machine, there may be an error.

    SCK: 24.576MHz

    BCK: 2.8224MHz

    LRCK: 44.1kHz

    According to Table 32 on page 46 of the data sheet, there is no 24.576MHz system clock frequency choice when the sampling frequency is 44.1kHz.

    Is it possible that this will prevent VNEG from working?

    If the system clock is 24.576MHz, do I need to set the appropriate sampling frequency in Table 32?

  • Thanks for verifying that your mode of operation is according to  the following:

    Mode control selection pins:

    MODE1 = Low, MODE2 = Low : Hardwired

    mode MODE1 = Low, MODE2 = High: I 2C

    mode MODE1 = High: SPI mode

    The part should not have any output if you are applying clks outside the boundary that is provided in the table. As you mentioned,  the system clock that you are providing to the part is not supported by the part and the part can not function with that system clk. 

    I assume you will be revisiting the issue once again with correct clocks. Please choose correct clks based on the datasheet's table and see if they problem goes away. 

    I close this inquiry for time being but let me know if applying correct clks still doesn't solve your problem.

    Regards,

    Arash