This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TLV320ADC3120: Minimum SDA and SCL fall time

Part Number: TLV320ADC3120


There is a timing requirements for I2C interface as t_f (SDA and SCL fall time), but my customer system may not satisfy the minimum requirement. Currently it is 1ns in fast mode (360kHz), and the competitor device has no minimum limit for t_f so that the 1ns is no problem. In case of TLV320ADC3120, it seems to be operated properly even it is 1ns as well.

Could you confirm whether my customer need to adjust I2C to fulfil timing requirement?


  • Hi Kazuto,

    Just to clarify, standard mode on the 3120 has no minimum, fast mode has a minimum of 20ns. It is best practice to stay within spec to guarantee normal operation. However these specs often include margins for error, so it's not surprising that 1ns works. Officially I can't guarantee that it will be reliable with 1ns.

    Best regards,