This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Test the TDM function on TAS5825M EVM

Other Parts Discussed in Thread: TAS5825M

I want to test the TDM function on TAS5825M EVM.

Because the biggest difference between TDM and I2S is that TDM can transmit more than 2 channels, so I want to test the transmission of 4 channels.

There are 2 TAS5825M ICs on the EVM, a total of 4 channels.

If I input 4-channel TDM stream from PSIA interface by AP, and then switch the data format from I2S to TDM/DSP, where is the default output interface?

Besides DATA_FORMAT register, are there other registers that must be set together?

Can PPC3 control EVM to play 4-channel TDM?

Or is there a better method to test the TDM function on EVM?

  • Hi Axl.

    I will reply you later.

    BR.

    Wei Qiu.

  • Hi Axl.

    Sorry for replying you late.

    where is the default output interface?

    A: Do you mean the output interface of AP? If it is, the interfaces are the same as I2S, LRCLK/SCLK/SDIN.

    Besides DATA_FORMAT register, are there other registers that must be set together?

    A: Yes, it need set more registers, for example, if you want to use two devices 4 channels, you can input the code below:

    #Chip A

    w 98 00 00

    w 98 7f 00 # book0 page0

    w 98 33 13 # TDM 32bit

    w 98 34 01 # shift one SCLK/ if the AP set shift left

    #Chip B

    w 9a 00 00

    w 9a 7f 00 # book0 page0

    w 9a 33 13 # TDM 32bit

    w 9a 34 41 # shift 65(32*4/2+1) SCLKs/ if the AP set shift left

    Or is there a better method to test the TDM function on EVM?

    A: You can set four channels of different gains to confirm the TDM function is successfully.

    BR.

    Wei Qiu.

  • Hi Wei,

    Thanks for the reply.

    Due to this question doesn't specify the Part Number, I thought you would not receive it (and I didn't get an email notification either), so I asked the same question again in

    https://e2e.ti.com/support/audio-group/audio/f/audio-forum/1121379/tas5825m-test-the-tdm-function-on-tas5825m-evm

    That's very sorry. Can you help me to delete one of them?

    Sincerely,

    Axl

  • Hi Axl.

    I will close your other same posts.

    BR.

    Wei Qiu

  • Hi Wei,

    It works now and well.

    Thanks a lot!

    Sincerely,

    Axl

  • Hi Wei,

    Now the 4-channel TDM can be output from the 4 SPK_OUT ports of EVB, but there is still a problem, when the Sampling Rate that output by AP is 32k~48k, the sound output from SPK_OUT are normal, but when Sampling Rate is greater than 48k (including 96k and 192k), SPK_OUT is no sound.

    Is there any other register that needs to set?

    Sincerely,

    Axl

  • Hi Axl.

    You can set the EVM board like below:

    #Chip A

    w 98 00 00

    w 98 7f 00 # book0 page0

    w 98 33 13 # TDM 32bit

    w 98 34 01 # shift one SCLK/ if the AP set shift left

    #Chip B

    w 9a 00 00

    w 9a 7f 00 # book0 page0

    w 9a 33 13 # TDM 32bit

    w 9a 34 41 # shift 65(32*4/2+1) SCLKs/ if the AP set shift left

    And then you can configure the AP software like below to have a try:

    BR.

    Wei Qiu.

  • Hi Wei,

    I tried again and the situation was the same as before, while the output SR of the AP exceeds 48k, the SPK_OUT will go from normal to no signal.

    At this time, the TAS5825M has not made any changes, the only change is the output SR of AP.

    Sincerely,

    Axl

  • Hi Axl.

    Sorry for replying you late.

    You can choose this process flow;

    And use this configuration of AP software to have a try again:

    Frame pulse choose one subframe or 50% duty cycle.

    BR.

    Wei Qiu.

  • Hi Wei,

    It works!! Thank you very much!!

    But I wonder what the process flow "2 band DRC & AGL" did?

    Can I set registers manually to achieve the same purpose?

    Sincerely,

    Axl

  • Hi Axl.

    You can configure the device by the code below;

    #Chip A
    w 98 00 00
    w 98 7f 00 # book0 page0
    W 98 01 11 # reset
    d 20
    w 98 33 13 # TDM 32bit
    w 98 34 01 # shift one SCLK/ if the AP set shift left
    w 98 46 11
    w 98 78 80 # clear fault bit
    w 98 03 03 # enter play

    #Chip B
    w 9a 00 00
    w 9a 7f 00 # book0 page0
    W 9a 01 11 # reset
    d 20
    w 9a 33 13 # TDM 32bit
    w 9a 34 41 # shift one SCLK/ if the AP set shift left
    w 9a 46 11
    w 9a 78 80 # clear fault bit
    w 9a 03 03 # enter play

    BR,

    Wei Qiu.