Because of the Thanksgiving holiday in the U.S., TI E2E™ design support forum responses may be delayed from November 25 through December 2. Thank you for your patience.

  • State
  • Locked Locked
  • Replies 1 reply
  • Subscribers 30 subscribers
  • Views 232 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

PCM5122: 16x interpolation gives a distorted output signal

Mark Philip Felipe
Mastermind 9705 points
Part Number: PCM5122

Hi Team, 

Using the PCM5122 with a TDM (3wire) bus and the clock signals BCLK and SCLK are 12.288MHz.  (8 x 32bit at 48Khz)
The PLL is disabled at this moment

This works fine with an 8x interpolation settings  (register 31 bit I16E = 0)
But with an 8x interpolation is the output signal form not so very good on high frequencies.

Therefore we would activate the 16x interpolation, but this gives a distorted output signal.

What doing we wrong and/or which additional registers we must changing.

Thank you.

-Mark