• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 30 subscribers
  • Views 327 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TAS6424E-Q1: Please provide “Output Power (W) vs Efficiency(%)” figure

Lee Victor
Intellectual 305 points
Part Number: TAS6424E-Q1

Hi Team,   

Please provide “Output Power (W) vs Efficiency(%)” figure, when VBAT = PVDD = 6.2 V.

Condition: TA = 25 °C, VVDD = 3.3 V, VBAT = PVDD = 6.2 V, RL = 4 Ω, fIN = 1 kHz, fs = 48 kHz,

fSW = 2.1 MHz, Output Configuration: BTL, AES17 filter,

default I2C settings, LC filter: 3.3 μH - DFEG7030D-3R3M

Thank you.

  • 0
    TI__Mastermind 34775 points

    Hello Victor,

    The present datasheet plot is good for estimating your efficiency. The PVDD voltage most significant impact would be on output power limit. Based on PVDD = 6.2V the max peak power is <10W. The efficiency will in the region of the plot 0-10W.