• State TI Thinks Resolved
  • Locked Locked
  • Replies 2 replies
  • Answers 1 answer
  • Subscribers 31 subscribers
  • Views 213 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DIT4096: DIT4096 -Schematic

switch
Expert 2765 points
Part Number: DIT4096

Hi ti Team,

Please check if there is any problem with the schematic diagram below？

DIT4096 SCH.pdf

  • 0
    TI__Mastermind 21270 points

    Hello,

    I will take a look at the schematic and let you know by the end of Wednesday as we are approaching a holiday.

    Regards,

    Arash

  • 0 in reply to Arash Loloee
    TI__Mastermind 21270 points

    Hello, I reviewed  the DIT4096 portion of the schematics and  I have the following comments/observation 

    CLK0 and CLK1 are Master Clock Rate Selection (TABLE II) . I don't see where  4096_CLK1 is connected to.  Should not be floating.

    Mono is set to 0 ( meaning it is stereo) but only TX+ is used, maybe I am missing something here. 

    Based on FMT pins ., 24-Bit Left-Justified is selected, is it what they want?  please refer to TABLE V. Audio Data Format Selection for Hardware Mode.

    Other than that it looked okay to me. 

    Kind regards,

    Arash