• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 30 subscribers
  • Views 225 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TAS5825M: pcb layer stack recommendations

Richard Walborn1
Intellectual 580 points

Part Number: TAS5825M

I have a design with a three tas5825m with one as a PDTL  sub. Currently, the design is a 4 layer board with an internal ground plane.

Does anyone have any recommendations on the copper weights  for all layers and the hole size for the vias under the devices .

Currently, I am using 1.5 oz outer and 1oz inner with 20  8mil vias under each device.