• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 30 subscribers
  • Views 241 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TLV320AIC3101: How to set the BCLK frequency when it work as master

Ruixin Feng
Intellectual 2405 points
Part Number: TLV320AIC3101

Hi team,

In datasheet of TLV320AIC3101, it describes that in master mode, BCLK can be generated with 32fs or 64fs. But I didn't find the register to configure BCLK. Could u pls help to explain how to get 32fs BCLK in master mode? Thanks!

Rayna

  • 0
    TI__Mastermind 29755 points

    Hi,

    I believe you are referring to the statement below. This is master in continuous mode and it's giving an example with 16-bit or 32-bit data width.

    In continuous mode, only the minimal number of bit clocks needed to transfer the audio data are generated.

    You configured either continuous or 256-clock mode in register 9 below.

    Regards.