This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPA3255: Variable PVDD and PFFB questions

Part Number: TPA3255

Tool/software:

Hi Experts,

I am designing an audio amplifier application using the TPA3255.

I have a power supply that allows PVDD voltage adjustment during operation (like a Class-G supply).
Furthermore, I would like to implement PFFB to improve the noise/distortion performance of the amplifier.
The differential amplifier inputs would be driven directly by a DAC stage.

I have a few questions regarding this application.

  1. As far as I understand, since the TPA3255 is a closed-loop amplifier, its gain should be constant regardless of PVDD voltage (assuming there is no clipping).
    Therefore, would it be okay to dynamically adjust the PVDD voltage during amplifier operation, or could this cause issues of any kind?
  2. PFFB would be implemented according to SLAA788A, which specifies PVDD = 51 V for this amplifier. Does changing the PVDD voltage affect the PFFB design in any way, or are the given values valid for any PVDD voltage?
  3. SLAA788A includes an op-amp input stage for the PFFB implementation (apparently to limit the input bandwidth).
    I would like to omit this stage, and instead directly connect the differential output stage of my DAC, which is also similarly bandwidth-limited.
    However, the DAC output stage produces a common-mode DC offset of approx. 7 V. Would this DC offset (before the PFFB R_in resistor) cause any problems with PFFB?

Thank you very much in advance.

Regards,
Alexander Kharitonov

  • HI Alexander,

    It would be ok to adjust PVDD during play with post filter feedback, but some care needs to be taken with the design. I would recommend using the configuration listed in the users guide for the feedback network. Changing PVDD should only impact your headroom so make sure this is taken into account with your PVDD design.

    The DC offset of your DAC should not be a problem as long as the DC blocking caps into the inputs to the device are used.

    Regards,

    Ramsey