• State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 30 subscribers
  • Views 352 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TAS6684-Q1: TDM Settings

Eric Mo
Intellectual 970 points
Part Number: TAS6684-Q1
Other Parts Discussed in Thread: TAS6584-Q1

Tool/software:

TDM Settings

Hi Team,

The customer designed the AMP circuit using TAS6584-Q1, with 4-channel output, When running in I2S mode, TAS6584-Q1 can output crisp audio. But when it running  in TDM mode, only 2 channels have sound output (1 and 3 channels) ,The data length is 32 bits ( LRCLK=48KHZ,BCLK=6.144MHZ), I have attached the tas6584 schematics and the register settings, Please help to review that. Thank you!

TAS6684TDM(128FS).h

  • 0
    TI__Mastermind 45085 points

    Eric,

    There is a lot of data provided.  Can you provide an overview of your system?  Are you using LL channels, are you using the SDOUT function?  Have you tried turning off all the DSP functions and see if you can run a simple code to see it you get all four channels.

    Regards,
    Gregg Scott

  • 0 in reply to Gregg Scott
    Intellectual 970 points

    Hi Gregg,

    The issue with tas6684 has not been resolved and it is an in-vehicle infotainment (IVI) systems. The audio signal processing is roughly as follows: SOC (Master) - DSP (AK7739) - AMP (TAS6684), without using LL channels and the SDOUT. I don't know how to turn off the DSP of TAS6684, Can you provide me with a simple code of TAS6684 register configuration? hank you!

  • 0 in reply to Eric Mo
    TI__Mastermind 45085 points

    Hi Eric,

    I see that your system is TDM4, 32bit slot width, no offset in the data, 48kHz Fsync.

    I think the LL channels are not moved out of the way, see the values for the ASI below.  If not shown, it is the default values.

    Register --> value

    0x21 --> 0x15   //TDM mode, Fsync is less than 8 SCLKs
    0x23 --> 0xFF  //32 bit words for SDIN
    0x25 --> 0xFF  //32 bit words for SDOUT
    0x26 --> 0x32  //32 bit words for auxillary
    0x27 --> 0x00  //default values
    0x28 --> 0x00  //default values
    0x29 --> 0xFF  //shift low latency channels out of the way, since you are not using them

    Regards,
    Gregg Scott