This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TLV320ADC5120: ADC Sampling Performance

Part Number: TLV320ADC5120

Tool/software:

The data sheet states in Section 3, Description: "......allows for sample rates up to 768 kHz, and allows for sample rates up to 192 kHz."  What is the sample rate of the sigma-delta AGC bock without upsampling?  Is it 768 kHz or 192 kHz, or something else?

  • Hi Allan,

    The maximum sampling rate supported by the device is 768kHz. The following application note describes the internal processing blocks that are available for different sampling rates.

    https://www.ti.com/lit/pdf/sbaa494

    The modulator clock is 6.144MHz/5.6448MHz depending on the sampling rate, as described in datasheet.

    Thanks and Regards,

    Lakshmi Narasimhan

  • No, this response does not resolve our request.  We have read AN sbaa494a, and in particular Section 8.3.6.3.  However, we are not certain of the inherent/basic/fundamental sampling rate of the ADC .  Is the maximum sampling rate of the ADC block 768 kHz achieved without upsampling?

    What is the stability of the external clock required to achieve a LSB jitter of less than 1/2 bit? 

    Regards..........Allan

  • Hi Allan,

    Can you clarify what you mean "Is the maximum sampling rate of the ADC block 768 kHz achieved without up sampling"?

    Basically, what the datasheet says is that the delta-sigma modulator clock operates at 6.144MHz (in case of multiples of 48kHz sampling rate), and this is then decimated (down sampled) to get an output data at 768kHz sampling rate.

    Thanks and Regards,

    Lakshmi Narasimhan