Hi team,
Where on the block diagram on page 26 does the PLL Clock Divider N Value from page 54's “Page 0 / Register 102: Clock Generation Control Register” correspond?
I don't understand how the division is performed based on this N value, so I would like to know.
Best Regards,
Ryu.
