Hello,
We are using the TLV320ADC6140 to sample some analog mics.
FSYNC = 48 KHz
To get the samples in 8KHz sampling rate, we are using internal decimation of the ADC.
- Is it true that the decimation process will be also result with some impairment to the samples resolution due to fixed point calculations in the ADC ?
- Can we read about it in TI's application note?
- See attached photos. We've recordded a wav while the system is in clossed box and expected to have only several bits changing. However, we got the following histograms. There too many bits active and the word starting from bit#16, while the ADC supposed to be around 19-20bits wide. How that can be explained?
- Also attached dump of the current ADC registers.
Best regards,
Gal