The data sheet for the PGA2311 descibes serial port timing requirements but does not elaborate on when data received by the serial port is transfered to the attenuation registers. Does this occur on the negation (rising edge) of Chip Select.
Also, I wish to share the 3wire SPI communication path with multiple SPI devices and am concerned about potential impact of SPI activity on the PGA2311's S/N floor. Is activity on SCLK and SDI masked within the chip by the negated (high) state of Chip Select in order to minimize noise and crosstalk of the digital portion of the chip to the analog section.