• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Subscribers 30 subscribers
  • Views 340 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TLV320AIC32 input clocks

Nir Aloni
Expert 1240 points
Other Parts Discussed in Thread: TLV320AIC32

Regarding the MCLK,BCLK,WCLK when configured as inputs and considering BCLK and WCLK are in-phase, does a phase difference between MCLK and BCLK(or WCLK) has any effect on the audio?

  • 0
    TI__Mastermind 28585 points

    The actual sample rate is set by MCLK and the PLL or divider ratios selected in the registers. WCLK and BCLK are simply used to clock (and in) the data. It is important that WCLK is an exact multiple of MCLK and is at the sample rate. If MCLK fast or slow, you will re-clock the same data or miss samples. The exact phase relationship is not critical. BCLK just needs to be fast enough to get all of the bits during the current sample.

  • 0 in reply to Converter Apps
    Prodigy 10 points

    Hello,

    I want to connect the TLV320AIC32 on a raspberry PI. The raspberry PI have a PCM interface (on the connector P5).

    My question is how to connect MCLK, BCLK, WCLK, DIN and DOUT on the PCM interface of the raspberry (PCM_CLK, PCM_FS, PCM_DIN and PCM_DOUT) ?

    Thank you.