• State
  • Locked Locked
  • Replies 4 replies
  • Subscribers 32 subscribers
  • Views 613 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

PCM3168A SLAVE MODE NOT WORKING

madhu sangaraju
Prodigy 90 points

Other Parts Discussed in Thread: PCM3168A

Hi all,

We are using pcm3168a audio codec in our project. We configured the codec in master mode by writing 0x41<-0xa0. Crystal - 24Mhz. codec generated lrclkda and bitclkda . We are able to play back the song loaded in memory. 48khz,32bit,512fs.(DAC1 & DAC2)

While coming to codec slave mode we just changed reg 0x41 to 0x80. Now my i2s controller is supplying lrclkda and bitclkda to codec. I observed this signals at input of codec but there is no analog output at DAC output. Please suggest me where we went wrong  while configuring codec in slave mode??

Thanks & Regards,

Madhu.

  • 0
    TI__Guru**** 189401 points

    Hi, Madhu,

    Sorry for the delay. Did you get this sorted out?

    I have asked my colleague to look into it for you.

    -d2

  • 0 in reply to Don Dapkus
    TI__Expert 8625 points

    Hi Madhu,

     

    I am looking into this for you and will give you a response soon.

     

    Regards,

     

    Brian Wang

  • 0 in reply to Brian Wang
    TI__Expert 8625 points

    Hi Madhu,

    The PCM3168A operate under the system clock (SCKI) and the audio sampling rate (LRCKAD/DA). Therefore, SCKI and LRCKAD/DA must have a specific relationship in slave mode. It does not need a specific phase relationship between the audio interface clocks (LRCKAD/DA, BCKAD/DA) and the system clock (SCKI), but does require a specific frequency relationship between LRCKAD/DA, BCKAD/DA, and SCKI.

    If the relationship between SCKI and LRCKDA changes more than ±2 BCKDA clocks because of jitter, sampling frequency change, etc., the DAC internal operation halts within 1/fS, and the analog output is forced into VCOMDA (0.5 VCCDA1) until re-synchronization between SCKI, LRCKDA, and BCKDA is completed and then TDACDLY3 passes.

    What are your clock settings and setup in slave mode?

     

    Regards,

     

    Brian Wang

  • 0 in reply to Brian Wang
    Prodigy 90 points

    Hi Brian Wang,

    Sorry for the delay. I am on leave till today. Previously we are using wolfson8581 codec. We now moving to PCM3168a codec.

    The I2S and DMA section are same as previous. We just changed the codec. This configuration is working fine in master mode.

    Coming to slave mode there is no output fron codec. Please help me on this.

    Codac settings are as follows:

           0x40,0xC0,
            0x41,0x80,   
            0x42,0xe0,   
            0x43,0x00,   
            0x44,0x00,   
            0x46,0x00,
            0x47,0xff,            
            0x48,0xff,
            0x49,0xff,

    Thanks & Regards,

    Madhu.