There is probably error in the data sheet (the TI document SLAS363D),in the description of the CR3A register, bits D5-D4 PWDN (Software power down the entire devise) - page 39. I have found out, that bits value 10 results power down mode on ADC path and value 00 is appropriate for normal work (not power down)
-Piotr