• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Subscribers 30 subscribers
  • Views 361 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPA3132D2 Datasheet Discrepancies

David McNeill1
Prodigy 150 points


I am designing my schematic to use the TPA3132DT part, but in reviewing the datasheet, I am starting to lose confidence in this solution - can you help answer these questions:

- the pin description for GVDD says nothing but a 1uF cap should be connected to it, but the schematics show resistor dividers attached.

- the recommended supply for AVCC is shown from 4.5V to 26V, but the DC electrical characteristics table shows GVDD to have a minimum voltage of 6.4V.  The block diagram shows that GVDD is derived from an LDO supplied by AVCC.  What should the AVCC voltage be?

- the typical application diagram doesn't even show AVCC connected.

Thanks for help in clarifying these items.

Dave

  • 0
    TI__Mastermind 37045 points

    Hi Dave,

    Thanks for your feedback on the datasheet. Below are my comments -

    1. The resistor dividers are used for PLIMIT function and Master/Slave Gain settings. GVDD needs a 1uF cap for supply decoupling. If PILMIT function is not used, the resistor divider will not be needed. GVDD can be used for PLIMIT and Gain setting so that additional voltage supply is not needed. However, GVDD is not intended to be used as external LDO.

    2. The condition for GVDD is with PVcc = AVcc = 7.4V to 26V as shown in the top of the DC Characteristics Table.  

    The typical apps diagram has missing AVCC trace. We will note this and update it during the next DS rev.

    Thanks.

    reg,

    Paul Chen

    Applications Engineer

  • 0
    Intellectual 515 points

    Figure 19 on page 13 shows the GVDD supplying power to the mode programming pin GAIN/SLV and there is a table at the bottom of the page showing the required resistor values for the desired mode. Likewise, page 16 talks about programming the PLIMIT pin and has a section at the bottom of the page that describes using GVDD for the programming of both GAIN/SLV and PLIMIT. I think the "Not to be used as a supply or connected to any component other than a 1uF X7R ceramic decoupling capacitor" statement means that the pin should not be used to power external circuitry... other than the programming pins. Also, take a look at the EVM user's guide.

  • 0 in reply to Steve Hinshaw
    Prodigy 150 points

    Thanks - I appreciate the clarifications.

    Dave