• State
  • Locked Locked
  • Replies 1 reply
  • Subscribers 30 subscribers
  • Views 350 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TLV320AIC3106, OMAP-L138, and dual-rate mode

Yann Kurzo
Prodigy 10 points

Hello,

I'm trying to make the audio codec work with different sampling rates for the ADC and the DAC. I have to do this for a school project.

In the datasheet of the codec (page 28), they are talking about two word clocks. I didn't find a lot of information about this and I wanted to know if someone already managed to make it work.

Thanks in advance for your answers!

Yann

  • 0
    TI__Guru**** 189401 points

    Hi, Yann,

    I assume you are referring to this section on page 28:

    When the ADCs and DACs are operating at different sampling rates, an additional word clock is required, to provide information regarding where data begins for the ADC versus the DAC. In this case, the standard bit clock signal (which can be supplied through the BCLK pin or through GPIO2) is used to transfer both ADC and DAC data, the standard word clock signal is used to identify the start of the DAC data, and a separate ADC word clock signal (denoted ADWK) is used. This clock can be supplied or generated from GPIO1 at the same time the DAC word clock is supplied or generated from WCLK

    Have you tried applying the above-mentioned clocks to support different sample rates?

    I suggest you break this down. Try to get it to work with the same sample rate, and then try tweaking it to support different sample rates.

    -d2