Hi,
We're having trouble starting the PLL on this chip - all registers are apparently correct; I was concerned that it might be sensitive to jitter on the incoming reference clock (MCLK) do you know of any such issues? The incoming clock is provided externally - from a SOC.
Will.
