This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Synchronization of MCLK signal between I2S communicated devices

Other Parts Discussed in Thread: TLV320DAC32

Hello,

 

I would like to ask a couple of questions about the master clock signal required of any audio DAC or ADC device, internally or externally generated.  I have a situation where there is no way to share the master clock used by my ADC's with the processor that can only generate its own MCLK internally.  This means that only the bit clock, frame sync and data signals are connected between host processor and ADC.

 

I am wondering if there is the possibility of jitter that will degrade the quality of the audio captured as a result of this.  The ADC will have a high quality reference clock generated specifically for it so I know it will be exactly 256fs and 512fs as required.  The master clock in the processor is a divided value of its own CPU clock and I'm still investigating how close I can get to the exact 256fs and 512fs of the data clock.  I think I can get 24MHz for the real 24.576MHz clock and 12MHz for the real 12.288MHz clock.  It's based around 12MHz due to USB timings.

My second question would be just how important the MCLK in the host CPU even needs to be if the data collection is just triggered by edges of the bit clock anyway (ADC as master).  Perhaps it only needs to be fast enough inside the CPU to be sure it never misses those edges which I can definitely guarantee with the maximum setting.

 

Thanks!

  • in most of our converters (AICxxx), MCLK sets the actual conversion frequency. The I2S is used only to clock the data in and out. As long as the record and playback MCLK is stable, performance will be fine. The only requirement for the I2S is to not miss (or double feed) the data since the data is real time and not buffered in the converter. So theoretically you could have a fair amount of jitter on the I2S and still be fine so long as MCLK is stable and all of the data is read/written in a timely manner. 

    You should mention the specific part you are looking at though. In some converters Word Clock will set the sample rate.

  • Hi there,

     

    Thank you for replying.  The ADCs are not made by TI, but the DAC is.  The DAC is the TLV320DAC32.  The quality of the DAC is not as important as it is used for previewing what has been recorded by the higher quality ADC circuit but I will mention it for your reference.  Of course it would be bad if it just sounded like garbled nonsense! :)