• State
  • Locked Locked
  • Replies 1 reply
  • Subscribers 30 subscribers
  • Views 313 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TLV320AIC3111 Clock generation

na na78
Guru 16770 points

Hi

We assume a use of slave mode for AIC3111 with I2S clock input MCLK/BCLK/WCLK.

I have following questions:

1. When we get DAC_fs from MCLK using internal clock generation, should we use internal generated S_BCLK and S_WCLK(DAC_fs)?

2. If we can use external BCLK and WCLK input clock, how to synchronize with MCLK? PLL used?

Regards

  • 0
    TI__Guru 62426 points
    1. You can use externally generated BCLK and WCLK if they are synced with MCLK.
    2. BCLK and WCLK should be synced externally with MCLK (e.g. use MCLK as the master clock for your I2S master). The AIC3111 PLL is intended to be used if there's no MCLK at all. For example you have an I2S master that supplies BCLK and WCLK but no MCLK then you can use the PLL to generate the internal clocks for the AIC3111 based on BCLK.