• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Subscribers 30 subscribers
  • Views 492 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

How to use TLV320DAC3101

na na78
Guru 16770 points
Other Parts Discussed in Thread: TLV320DAC3101

Hi

We have questions about TLV320DAC3101. 

Do you have solutions for the following?

1. Are there any power ON/OFF sequences for TLV320DAC3101?


2. We want to know how to terminate following pins when unused. Do you have the answer?

pin.11 VOL/MICDET
pin.12 MICBIAS
pin.13 AIN1
pin.14 AIN2
pin.23 SPRM
pin.26 SPRP
pin.32 GPIO1

3. Does TLV320DAC3101 have the capability of de-pop to the headphone out at powering up/off?

regards

  • 0
    TI__Guru* 84915 points

    Hi,

    1. All our codec/ADC/DAC devices are tolerant to power up/off sequences. However, in some rare cases, the device behavior is affected by the sequence. In this case, it is suggested to turn on the speaker power supply at first, then the digital power supplies and finally the analog power supply.
    2. Usually, the unused pins can be left floated. However, it is suggested to connect the analog inputs to a 0.1uF capacitor to GND. So, pins 13 and 14 should be connected to the 0.1uF capacitor to GND and the rest of the pins can be left floated.
    3. The TLV320DAC3101 has a specific register for POP removal. Page 1 / Register 33 (0x21) is used to modify the driver power-on and ramp-up times.

    I hope this helps you. Please let me know if you have more questions or comments.

    Best regards,
    Luis Fernando Rodríguez S.

  • 0 in reply to Luis Fernando Rodriguez S.
    Guru 16770 points

    Hi Luis

    Thank you for your reply.

    >1.
    What time is the timing of supplying HPVDD as the sequence?

    >3.

    This register's modification would change the power down sequence.

    Are there any influence for power sequence by changing this register?

    What should we care about?


    regards

  • 0 in reply to na na78
    TI__Guru* 84915 points

    Hi, na,

    1.  There's no minimal or maximal time between each power supply on the sequence. It is just recommended to follow the order of the sequence. On several datasheets, the minimal value is marked as 0ms. So, you only need to ensure that the order of the power supplies will be respected.

    3. This register won't affect the power supply sequences. You only must ensure to mute the output before power down the TLV320DAC3101. This is a best practice to avoid effect such pops.

    Best regards,
    Luis Fernando Rodríguez S.