• State
  • Locked Locked
  • Replies 1 reply
  • Subscribers 29 subscribers
  • Views 598 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TLV320AIC3204 configuration for I2S playback

Kristian Olsen
Prodigy 10 points
Other Parts Discussed in Thread: TLV320AIC3204

I'm trying to configure the TLV320AIC3204 to playback a I2S stream from another device.

The I2S is a 24bit signal @ 20khz. (BCLK 960kHz)

The TLV230AIC3204 should be I2S slave, all analog inputs should be disabled, if needed I can supply a 16MHz or 24Mhz clock at the MCLK.

Output should be stereo headphone.

  • 0
    TI__Guru* 84915 points

    Hello, Kristian,

    Welcome to E2E and thank you for your interest in our products!

    Please take a look at the attached script. It contains an example of your application at 16MHz.

    Settings_16MHz.txt
    Fullscreen
    1
    2
    3
    4
    5
    6
    7
    8
    9
    10
    11
    12
    13
    14
    15
    16
    17
    18
    19
    20
    21
    22
    23
    24
    25
    26
    27
    28
    29
    30
    31
    32
    33
    34
    35
    36
    37
    38
    39
    40
    41
    42
    43
    44
    45
    46
    47
    48
    49
    50
    51
    52
    53
    54
    55
    56
    57
    58
    59
    60
    61
    62
    63
    64
    65
    66
    67
    ###############################################
    # Software Reset
    ###############################################
    #
    # Select Page 0
    w 30 00 00
    #
    # Initialize the device through software reset
    w 30 01 01
    #
    ###############################################
    ###############################################
    # Clock Settings
    # ---------------------------------------------
    # The codec receives: MCLK = 16 MHz,
    # BLCK = 960 KHz, WCLK = 20 kHz
    ###############################################
    #
    # Select Page 0
    w 30 00 00
    #
    # MCLK as PLL_input; PLL_CLK as CODEC_CLKIN
    w 30 04 03
    #
    # J = 6; P = 5; PLL enabled
    w 30 05 d1
    w 30 06 1c
    #
    # NDAC = 5, MDAC = 7
    w 30 0b 85 87
    #
    ###############################################
    ###############################################
    # Signal Processing Settings
    ###############################################
    #
    # Select Page 0
    w 30 00 00
    #
    # Set serial interface at I2S and 24-bit
    w 30 1b 20
    #
    # Set the DAC Mode to PRB_P8
    w 30 3c 08
    #
    ###############################################
    ###############################################
    # Initialize Codec
    ###############################################
    #
    # Select Page 1
    w 30 00 01
    #
    # Disable weak AVDD in presence of external
    # AVDD supply
    w 30 01 08
    #
    # Enable Master Analog Power Control
    XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

    Please let me know if you have questions or comments.

    Best regards,
    Luis Fernando Rodríguez S.