• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 30 subscribers
  • Views 743 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TAS6424-Q1: The new TAS6424-Q1 and problem with it

AS-DEV
Prodigy 10 points
Part Number: TAS6424-Q1
Other Parts Discussed in Thread: TAS6424

Hello guys,

i have an problem with TAS6424-Q1. It is solded on my own PCB, not an demo board.

I2S signal seems to be ok. I have checked all timings. Only MCLK is not 100% correct.

I have following parameters of I2S:

Sample rate (FSYNC Pin) 44.1kHz (measured)

16-bit audio data per channel

SCLK rate is 64xfs (measured)

MCLK is about 24.27MHz (not really correct, i know), but i dont think, what is the problem.

Hardware is nothing special. Only an mikrocontroller and TAS6424. TAS6424 ist connected according conditions from datasheet. VDD is 12V, Channels 3 and 4 are not in use.

My configuration over i2c is

Register 0x00, value 0x80 - Device Reset

Register 0x14, value 0xFF - Report all fails to Fault Pin

Register 0x04, value 0x05 - Channel 1 and 2 play

and nothing happens.

If i read register 0x0F (Channel State-Reporting Register) Channel 1 and 2 are in DC load diagnostics

So i have read register 0x0C (DC Load Diagnostics Report) und got 0x44. 0x44 means Short-to-power detected at all channels, but it can not be.

Ok, a have turned the DC diagnostics off  Register 0x09, value 0x81 - Abort diagnostic and disable automatic diagnostic

But it also doenst help. If i read register 0x0F (Channel State-Reporting Register) Channel 1 and 2 are in Hi-Z

I can not activate the outputs.

Someone any idea?

At the time i activate the outputs I2S is allready transmitting sounddata.

Thank you

Best regards

  • 0
    TI__Expert 4090 points
    Hello,

    Thank you for reaching out to us and for your interest in our device. I have a few questions I would like to ask in order to better understand your situation.

    To clarify, PVDD is 12V, correct? Are you applying 3.3V to VDD?

    Have you attempted read-backs to ensure that the I2C writes were successful? For example, attempt to write 0x05 to register 0x04, then read back register 0x04 to ensure that the value is 0x05. In addition, have you probed the SDA and SCL and verified that the waveforms are correct?

    Out of curiosity, have you tried changing your MCLK frequency? You are currently operating outside the specification for the device. At a sampling frequency of 44.1kHz, the device supports MCLK rates of 5.6448MHz, 11.2896MHz, or 22.5792MHz.

    Any other information your could provide regarding your setup (schematics, for instance) would be helpful.

    Regards,
    Brian Angiel