• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 30 subscribers
  • Views 1907 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

PCM5100A I2S SCK spec.

Thomas Chang15933
Expert 4770 points
Other Parts Discussed in Thread: PCM5100A

Dear Team:

  OUr customer used PCM5100A to do monitor line out, but they gt noise issue.

If the SCLK series a 51 ohm resiser, the nois was gone.

But the waveform is not perfect, we would like to know our I2S SCLK spec.(rise / falling time, duty cyccle)

Could youreleae it to me?

  • 0
    TI__Guru 57800 points

    Hi, Thomas,

    In general, the rise and fall time for the SCLK signal should meet with I²S standard of rise and fall time, which is a maximum of about 10% the period of the clock signal. Duty cycle should be between 40% and 60% at all times. 

    Best Regards,

      -Diego Meléndez López
       Audio Applications Engineer