SRC4192: Input Clock Halting with Master Mode for Output Port

Sadanori Kato

Part Number: SRC4192

Hi,

BCKO, LRCKO and SDOUT continue to be output even if BCKI, LRCKI and SDIN are asserted to low using SRC4192 with the master mode for the output port(e.g. : MODE2/MODE1/MODE0 = 0/1/1)
Moreover, the invalid data from SDOUT is outout continuously and /RDY pin remains low.
Is this behavior normal ?

Best regards,
Kato

over 7 years ago

0 Ravi Patil over 7 years ago

TI__Expert 5645 points

Hi Kato-san,
I am looking into this query and will have an answer by Monday. Thanks.

Best regards,
Ravi

0 Ravi Patil over 7 years ago in reply to Ravi Patil

TI__Expert 5645 points

Hi Kato-san,
The situation outlined where the Output data of SRC4192 is not always zero even if the input stream is zero is standard behavior for the SRC4192, and could be causing by dithering. The only options to work around it would be to use the bypass or mute.

If you have a MCLKI to the part and no clocks in with the part set for Output Port as Master, then there will be BCKO & LRCKO clocks at the output.

Best regards,
Ravi

Audio

Audio forum

SRC4192: Input Clock Halting with Master Mode for Output Port