• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Subscribers 30 subscribers
  • Views 2784 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

PCM5100A: Starting with PCM5100A. Hardware Design.

gaston vallasciani
Prodigy 95 points
Part Number: PCM5100A
Other Parts Discussed in Thread: PCM5100, , PCM5102A

Hello,

I am starting to work with PCM5100 for the final project of the specialization.

I already have the PCM5100, and now i am designing the board in which i am going to use it and interface it with a microcontroller by i2S.

As i am new working with i2S communication i need to start for the beegining.

On the datasheet of the PCM5100 says that you have to connect LRCK, DIN, BCK and SCK. I know that LRCK is the word selection pin, DIN its the data bus, and now my question is which is the difference between

SCK and BCK. I only see BCK on the timing diagram of the datasheet.

Thank you,

Regards,

Ing, Gaston Vallasciani  

  • 0
    TI__Guru 53573 points
    Hi Gaston,

    Generally, when using I2S you have 3 clocks. First, you have the LRCK (word clock) that determines your sample rate (fS). For example 44.1kHz is a common fS. Your BCK is the bit clock, which is used for the device to latch the data. Commonly, you have 2 channels of data at 32 bits each, so your BCK = 64*fS. SCK, or System Clock, is used to help the DAC complete its higher frequency functions like interpolation and oversampling so an example is SCK = fS*256. The PCM5100A has a few recommended clock configurations, as shown in Table 10 of the datasheet.

    In addition, the PCM5102A features a PLL mode where the SCK is generated internally from the BCK using a PLL. That is supported with a limited number of clock configurations as shown in Table 11.

    Thanks!
    Paul
  • 0 in reply to Paul_Frost
    Prodigy 95 points

    Hi Paul,

    Thank you for your answer.

    I will use the SCK pin connect to ground as i saw on the datasheet, so the SCK  is going to be make by the BCK clock .

    The application i am working on is an audio processor so i need very low levels of distortion at the output.

    Do you have any suggestions about the schematic ? I will use the next configuration. 

    Thank you for your help.

    Regards,

    Gastón

  • 0 in reply to gaston vallasciani
    TI__Guru 53573 points
    Hi Gaston,

    This configuration should be good. Note that PCM data must adhere to the rates shown in table 11 of the PCM5102A datasheet when using 3-wire mode.
    www.ti.com/.../pcm5101a.pdf

    Thanks!