• State
  • Locked Locked
  • Replies 1 reply
  • Subscribers 30 subscribers
  • Views 410 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TLV320AIC3204: SOUND file playing

Alexander Shapirshtein
Prodigy 40 points
Part Number: TLV320AIC3204

Hello,

Firstly, I want to thank Steve Wilson for helping me in CODEC configuration for Beep generation. This step was successfully past.
And now I need a help for my next task which is related to the sound playing (WAV-file) on CODEC TLV320AIC3204.
I suppose that the issue again is related to the CODEC configuration.
Some starting inputs:
- I2S signal is coming from i.MX6 processor (ARM).
- The sound is generated by playing WAV-file

I put below the CODEC configuration sequence:

Page #

Register #

Value

Info

0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0

1(0x01)
5(0x05)
6(0x06)
7(0x07)
8(0x08)
11(0x0B)
12(0x0C)
13(0x0D)
14(0x0E)
25(0x19)
27(0x1B)
54(0x36)
53(0x35)
60(0x3C)
67(0x43)
4(0x04)
11(0x0B)
12(0x0C)
13(0x0D)
14(0x0E)

0x00
0x91
0x08
0x00
0x00
0x82
0x88
0x00
0x80
0x03
0x00
0x03
0x12
0x01
0xB2
0x47
0x82
0x88
0x00
0x80

SW_RESET
CLK SET2 PLL P&R
CLK SET3 PLL J
CLK SET4 PLL D(msb)
CLK SET5 PLL D(lsb)
CLOCK SET NDAC
CLOCK SET MDAC
DAC OSR SET-1
DAC OSR SET-2
CLK SET9 MUX
AUDIO IF SET-1
DOUT/MFP1
DOUT/MFP2
DAC SIGNAL
HEADSET DETECT
CLOCK SET-1
CLOCK SET NDAC
CLOCK SET MDAC
DAC OSR SET-1
DAC OSR SET-2

8

1(0x01)

0x04

DAC_ADPT_FLTR_ENABLE

1
1
1
1
1
1
1
1
1
1
1
1
1
1

1(0x01)
2(0x02)
123(0x7B)
20(0x14)
10(0x0A)
11(0x0B)
12(0x0C)
13(0x0D)
14(0x0E)
3(0x03)
4(0x04)
16(0x10)
17(0x11)
9(0x09)

0x08
0x01
0x01
0x25
0x33
0x00
0x08
0x08
0x08
0x00
0x00
0x00
0x00
0x30

POWER CONFIG
LDO CTRL
REF POWRUP CNFG
HEADPHONE STARTUP
COMMON MODE
OVER CURRENT
HPL ROUTE
HPR ROUTE
LOL ROUTE
PLAYBACK-1
PLAYBACK-2
HPR GAIN-1
HPR GAIN-2
OUT DRV PWR CTRL

0
0
0
0

63(0x3F)
64(0x40)
65(0x41)
66(0x42)

0xD6
0x02
0x01
0x01

DAC CHN SET-1
DAC CHN UNMUTE
L_DAC VOLUME
R_DAC VOLUME

0
0
0
0
0
0
0
0
0

73(0x49)
74(0x4A)
75(0x4B)
76(0x4C)
77(0x4D)
78(0x4E)
79(0x4F)
72(0x48)
71(0x47)

0x01
0x77
0x00
0x23
0xFB
0x7A
0xD7
0x04
0x04

BEEP LENGTH:23-16
BEEP LENGTH:15-8
BEEP LENGTH:7-0
BEEP GEN6.SIN(15:8)
BEEP GEN7.SIN(7:0)
BEEP GEN8.COS(15:8)
BEEP GEN9.COS(7:0)
BEEP CH_RT
BEEP CH_LT+ENABLE

The problem is that I don't hear the SOUND during playing.

Please, help me to solve this issue.

Thank you in advance.

Alexander Shapirshtein

  • 0
    TI__Guru 57800 points

    Hi, Alexander,

    I have reviewed the register settings provided and have a couple comments.

    It seems that the processing block used is PRB_P1. This processing block does not have the beep feature, so it would be required to change the processing block to PRB_P25 in order to enable beep.

    I tried the code "as is" and experienced some noise issues related to the clock configuration, after fixing them, the output is fine, I am not having issues playing audio through the analog outputs from the I²S input. I also modified the code to select the beep processing block and tested it without issues.

    Can you please provide more information about the target clock configuration?. from the code, it seems that BCLK is used as the input for the PLL, so I would like to check if the coefficients are correct for the operation of the device. What is the BCLK frequency?.

    Best Regards,

      -Diego Meléndez López
       Audio Applications Engineer