• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 30 subscribers
  • Views 922 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TLV320AIC3256: I2S Audio signal has DC Offset by ADC

Seongryong Kim
Prodigy 20 points
Part Number: TLV320AIC3256

I am recording the I2S signal using the ADC by inputting Microphone Single Ended MIC 1 Set and Differential Audio 1 Set to the TLV320AIC3256.

If i look at the recorded signal in the analysis tool, the signal will always have the same DC offset like lower image.

Even if i record a microphone signal or a "differential audio signal", the same DC Offset occurs. Even if both signals are recorded at the same time, the same DC Offset occurs constantly.

Is there anything that can cause the above problem?


The following image is the Codec SCH that we have configured.

  • 0
    TI__Guru 57800 points

    Hi, Seongryong,

    Welcome to E2E, thanks for your interest in our products. 

    This small offset may be expected on the device and is native to the ADC behavior. In order to remove it, you have some options according to the operation mode of the AIC3256.

    If you are using a custom miniDSP program, you can add a high pass filter to remove the offset.

    If you are using one of the processing blocks, you can use the available 1st order IIR filter to create a 1st order HPF to remove the offset.  

    Best Regards,

      -Diego Meléndez López
       Audio Applications Engineer