• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 30 subscribers
  • Views 488 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

PCM1864: Pin connection of Master mode and Slave mode

Satoshi
Guru 19655 points
Part Number: PCM1864
Other Parts Discussed in Thread: PCM1860, PCM1862

About PCM1864 datasheet Figure 64 (master mode) and Figure 66 (slave mode), please let me know about pin connection below;

①Master mode (Figure 64)

I would like to know how to use INT pin. (What is the purpose of INT pin?)

②Slave mode (Figure 66)

On the Figure 66, SCKI is no connecting.

Is this no problem? or is there any connection(for example, X-tal, etc) need? 

Best regards,

Satoshi

  • 0
    TI__Expert 5645 points

    Hi Satoshi-san,
    Below are the answers to your questions -
    1. Using INT pin in Master Mode:
        In case of PCM1860/61 [Hardware-controlled devices], Pin 19 is an INT pin which is configured as an Energysense interrupt output; Typically, an External host        microcontroller should use it as multi-function pin. (MCU pin configured as INPUT when no requirement exists to move to standby, MCU pin as OUTPUT driving      HIGH when a need exists to place the device in an idle state.)

        As far as the PCM1862/1863/1864/1865 [Software-controlled devices] go, Pin 19 serves as a GPIO3 pin. This is the use-case applicable to you...
        The polarity(GPIO3_POL)/function(GPIO3_FUNC[2:0]) of the pin can be configured using Page0:Register 0x11
        For ex: you can configure the GPIO3 to output DOUT2. Common use case for this configuration is when you have 4-channel input and you want 2 I2S outputs        (DOUT has L/R channel for first I2S stream, DOUT2 has L/R channel for second I2S stream)
        The direction of the pin can be configured using Page0:Register 0x13 (GPIO3_DIR[2:0])

    2. Slave mode configuration for PCM186x:
        PCM186x software-controlled devices can generate an internal MCLK system clock using the PLL (referenced from an external input BCK) in slave mode.              Hence we do not need MCLK or Crystal to generate Master clock in this configuration.

       In other words, PCM1864 allows simpler 3-wire configuration in SLAVE mode not requiring MCK as it's internally generated, there by simplifying the overall             board design.

    Hope this clarifies your queries regarding PCM1864.

    Best regards,
    Ravi