• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 30 subscribers
  • Views 277 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TLV320ai3104 datasheet issues

Lucian Ungurean
Prodigy 10 points


We are writing an embedded driver for the TLV320ai3104 chip, and we found out more issues in the datasheet. For example, in the register 0x56(LEFT_LOP/M Output Level Control Register):
1. D0, in the datasheet is readable but we succeed to set it, and we had a different behavior;
2. D1, reads
0: All programmed gains to LEFT_LOP/M have been applied.
1: Not all programmed gains to LEFT_LOP/M have been applied yet.
but it should read:
0: Not all programmed gains to LEFT_LOP/M have been applied yet.
1: All programmed gains to LEFT_LOP/M have been applied.
Could you please give us an updated datasheet for this chip?
We are using one datasheet with the revision: SLAS510F – FEBRUARY 2007 – REVISED DECEMBER 2016 and the chip is TLV320ai3104.

Thank you.

  • 0
    TI__Mastermind 30220 points
    Lucian,

    You are correct. with the Datasheet revision SLAS510F and previous revisions this is an error. I am currently in the process of updating this datasheet and it is going through our internal review process. I am unable to provide you with an updated datasheet until it is completes this process. however in the meantime please refer to the list below for other revisions:


    ----------------------------------------------------------------------------------------------
    Section 10.4.1.1 (pg 39)

    This section titled “Analog Input Bypass path functionality” should be eliminated. The AIC3104 does not have this bypass path.

    Electrical characteristics: Current consumption (pg 10)

    Remove Current consumption Spec “Stereo line in to Stereo line out , no signal” this spec refers to the above analog input bypass path which is not part of the AIC3104.

    Register Map:

    Registers 51,58, 65, 72,86 and 93 – D1 currently reads

    D1 = 0 When "All programmed gains to *enter output name here* have been applied"

    D1 = 1 When "not all programmed gains to *enter output name here* have been applied yet"

    Reset value for D1 = 1

    Should be :

    D1 = 0 When"not all programmed gains to *enter output name here* have been applied yet"

    D1 = 1 When "All programmed gains to *enter output name here* have been applied"

    Reset value for D1 = 0

    Register 86 and 96 - D0 is R/W

    ----------------------------------------------------------------------------------------------

    The updated datasheet will be available as soon as the internal review process is completed.

    best regards,
    -Steve Wilson