• State TI Thinks Resolved
  • Locked Locked
  • Replies 4 replies
  • Answers 1 answer
  • Subscribers 31 subscribers
  • Views 294 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

PCM1861: DAC+SWITCH

Ian Wang
Mastermind 28175 points
Part Number: PCM1861
Other Parts Discussed in Thread: PCM5100A

Dear Sir,

Would you please help give a suggestion about below requirement?

It is a 2 I2S source, with one stereo DAC. Maybe can use a digital switch + DAC to reach the target.

I2S1: BCLK, WCLK, DATA

I2S2: BLCK, WCLK, DATA

The DAC performance are as below:

1.      I2C control, HW control is better

2.      (first) Built-in PLL or (second) asynchronized external clock

3.      Support 16bit I2S data

4.      THD+N > 80dB

5.      Vo(full scale) > 0.9Vrms

6.      Single-end output is ok

7.      Power source = 3.3V is better

8.      Temp -20~+85

Thanks, Ian.

  • 0
    TI__Expert 5645 points

    Hi Ian,

    Based on the description, I assume you are looking for a DAC which has 2 I2S inputs or external MUX to select one source for the DAC. Is this the correct understanding? 

    I will assign the thread to Audio DAC Apps team as PCM186x is an AUDIO ADC and will not be the right device. They will be more than happy to assist you w. the right device.

    Thanks & Best regards,

    Ravi

  • 0 in reply to Ravi Patil
    TI__Guru 53573 points
    Hi Ian,

    We do not have any DACs with an integrated bus switch, but TI offers a few 4-bit, 1 of 2 MUX/DEMUX devices. A quick search lead me to this one, but there may be a better solution.
    www.ti.com/.../sn74cb3q3257.pdf

    I believe the PCM5100A would fit this application, as it has the integrated PLL, 2.1Vrms output, single-ended, 3.3V supply.

    Thanks!
    Paul
  • 0 in reply to Paul_Frost
    TI__Mastermind 28175 points

    Dear Paul,

    Thanks for information.

    One thing need be confirmed: is the system clock (MCLK) must?

    =======================================================================

    MCLK must be:

    ===========================================================================

    MCLK can be kept low level:

    ===========================================================================

     Thanks, Ian.

  • 0 in reply to Ian Wang
    TI__Guru 53573 points

    Hi Ian,

    As long as the LRCK/BIT comply with Table 11, then the MCLK is not required.

    Thanks!

    Paul