• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Subscribers 29 subscribers
  • Views 1633 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TLV320ADC3101: Register Settings for 48 kHz sampling I2S 32-Fs Format

Ted Mawson 3.0
Expert 1795 points
Part Number: TLV320ADC3101
Other Parts Discussed in Thread: TAS5755M,

My project uses a TLV320ADC3101 driving into a TAS5755M Amplifier.

I've had some advice on this from TI and have been advised to change the MCLK input to the ADC3101 from 12 MHz to 3.072 MHz.  What I need are the register settings to generate stereo, 16 bits per left/and 16 bits per right I2S 32-Fs format (see picture from TAS5755M datasheet), 

I'm looking for the setting to use a 3.072 MHz input clock to MCLK to generate the second line under fs = 48 kHz in Table 1 of the TLV320ADC3101 datahsheet see picture

It's not clear to me whether or not I should run the PLL or not or what value I should end up with for ADC_FS or AOSR.

Thanks

Ted

  • 0
    TI__Guru 57800 points

    Hi, Ted,

    For a 32×Fs I²S audio format, with sampling rate of 48KHz and input MCLK of 3.072MHz, the following registers should be configured. For this configuration, please note that the PLL should be enabled. Also, It is assumed that the ADC is the master of the I²S bus. To set the ADC as slave, you can just ignore the last two registers (0x1b and 0x1e)

    ###############################################
    # Clock Settings
    # ---------------------------------------------
    # MCLK = 3.072 MHz (IN)
    # BLCK = 1.536 MHz (OUT)
    # WCLK = 48 KHz (OUT)
    ###############################################
    #
    # Select Page 0
    w 30 00 00
    #
    # MCLK is PLL CLK, PLL_CLK is CODEC_CLK
    w 30 04 03
    #
    # PLL ON, R = 1, P = 1, J = 32, D = 0
    w 30 05 91 20 00 00
    #
    # NADC = 8, MADC = 2, AOSR = 128
    w 30 12 88 82 80
    #
    # ADC is Master, 16-bit I²S mode
    w 30 1b 0c
    #
    # BCLK divider ON, N = 8, BCLK = 32×Fs
    w 30 1e 88
    #
    ###############################################

    Best Regards,

      -Diego Meléndez López
       Audio Applications Engineer

  • 0 in reply to Diego Melendez
    Expert 1795 points
    Diego,

    Thanks so much for the fast response; I followed your suggested settings and it worked really well.

    Ted