• State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 2 answers
  • Subscribers 30 subscribers
  • Views 472 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TLV320AIC3106: Isolation between Line L and Line R of TLV320AIC3106 IC.

Faiz Ahmed77
Prodigy 80 points
Part Number: TLV320AIC3106


Dear Sir/Mam,

Can someone tell the isolation in dB between Line L channel and Line R channel of TLV320AIC3106 IC, because I observe there is some leakage/crosstalk between the channels.

I am feeding 1khz 600mVrms voltage into Left L1 channel and  around 5mV 1Khz signal is observed in output of Right L1 channel. Is there any way to prevent/isolate cross talk between the two channels Left and Right.

Regards,

Faiz Ahmed.

  • 0
    TI__Mastermind 30220 points

    Faiz,

    Can you tell me more about your setup?  

    FYI this is in the Datasheet.  

    For the ADC from PAGE 7 of the datasheet:

    for the DAC there are multiple output configurations, but here is one (line outputs) from page 8 of the data sheet 

    If you can tell me more about how you are testing this, It may provide some clues.  your register configuration would also help

    best regards

    -Steve Wilson

  • 0 in reply to Steve-Wilson
    Prodigy 80 points
    Dear Steve,

    I reduced the input gain to -12dB (least) from -5dB, the interference has reduced significantly.

    What happens if we feed input voltage more than 800Vrms sine 1Khz ?

    Regards,
    Faiz Ahmed.
  • 0 in reply to Faiz Ahmed77
    TI__Mastermind 30220 points
    Faiz,

    I'm assuming you mean 800mVrms?

    800mV is of course higher than the full-scale input of the ADC, but if you are attenuating it, I wouldn't expect any issues.
    now if your actual input voltage is higher than 800mV, you need to be careful. The input pins have an ABSMAX of AVSS -0.3V -> AVDD +0.3V.

    So if the Common mode voltage is 1.35V, you should never exceed a 1.65Vpk input. lower than that, you will still see some adverse issues, mainly some distortion and leakage through the passive bypass path to LEFT and RIGHT_LOP/M outputs.

    can you provide more details about your input signal?

    best regards,
    -Steve Wilson